An IEEE1588 high precision network time synchronization system suitable for power system was designed based on the IEEE1588 protocol content and requirements for the PTP time synchronization of state grid. The time synchronization system supports IEEE1588 v2 protocol. The system can process event message and general message. The system supports multicast mode based on MAC and best master clock algorithm. The system also has E2E and P2P two timing patterns at the same time. At last, the author analysis the testing data. After all the work has done, we build up an experimental platform and conduct the system testing from two aspects of the time synchronization accuracy and system reliability. The experimental results show that the system time synchronization accuracy and reliability is high. The system can meet the requirements of PTP synchronization clock in power systems.
Introduction
Time synchronization plays a key role in various areas, especially ones that require precise time. With the development of China's intelligent power grid, devices need precise time. In particular, with the progress of the intelligent transformer substation in the recent years, failure logging, phase change and system action are demanding a growingly higher degree of time accuracy.
At present, most of the clocks used by China's power grid for time synchronization adopt GPS and Beidou which standby for each other as the time source. As to the network time synchronization, generally NTP (Network Time Protocol) is used. However, NTP has natural disadvantages for the time synchronization. Since it adopts a timestamp of the software, it is easily to be affected by various networking factors. The precision inside LAN only reaches 1-10ms while the precision reaches only 50ms on WAN. Such a level of precision cannot be used for a condition that needs high precision.
Later, IEEE1588 comes into being. Since it uses a timestamp of the hardware and optimizes the software timestamp of NTP, the precision can reach nanosecond level in theory. Owing to the universality, networks already set up require no large modification before being applied to the distributed network [1] [2] [3] .
Working Principles of IEEE1588
The working principles of IEEE1588 are similar to those of NTP. It adjusts the time of each node through the packet forwarding that carries the time. The precision of time synchronization based on nanosecond level lies in the network delay being measured. In order to solve the problem, IEEE1588 defines two different measuring methods for the network delay, namely E2E and P2P. The former a method is based on the request response delay while the latter is a measuring mechanism based on the end-to-end delay. E2E only measures the path delay of the master-slave node and completes at one time. E2E mode is divided into single step mode and dual step mode for specific applications. The primary differences are whether the hardware timestamp is carried by Sync or Follow-Up messages. P2P is more complicated. It needs to measure the delay of each path alongside the master-slave node and accumulate all the delay [4] [5] Figure 1 explains the principle of the delay of the measuring path with a simplified E2E mode and dual step mode [6] . The measuring mode assumes that the paths where messages take a round trip between the master-slave nodes are fully symmetric and the delay when messages pass is completely the same. The message forwarding and measuring mechanism of E2E mode are analyzed according to the above model [7] [8] [9] . (1) At local time t1 of the master block, it sends Sync message and Follow_Up message. Since it uses a dual step mode, the message carries the hardware timestamp t1 that just sends out the Sync message.
(2) At local time t2 of the slave block, it receives the Sync message from master block and records the time t2.
(3) At local time t3 of the slave block, it sends back Delay_Req message to the master block. (4) At local time t4 of the master block, it receives Delay_Req message from the slave block, records the timestamp when the message arrives and send the message timestamp to the slave clock through Delay_resp message. The message forwarding now completes. All of the slave clocks are acquired to calculate the hardware timestamp t1, t2, t3 and t4 of the path delay.
Based on the above premises, set the clock difference between the master clock and slave clock as offset, the path delay the of master clock and slave clock as delay, and the round trip delay is exactly equal. After the slave clock receives Follow-Up message from the master clock, the hardware timestamp t1 is gained and the following formula (1) is set up.
(1) After the slave clock receives Delay_resp message from the master clock, the hardware timestamp t4 is gained and the following formula (2) is set up.
(2) According to formula (1) and (3), the path delay and the clock offset between master and slave can be derived.
(4) Once the clock difference between the path delay and the master-slave clock is obtained, the slave clock may adjust the local clock to reach high precision synchronization with the master clock.
System Hardware Structure
The system hardware structure is as Figure 2 shows. The time source of the system adopts GPS and Beidou that standby for each other. During the initialization, only when GPS time and Beidou time are both valid, time data and pulse per second are provided to calibrate IEEE 1588 hardware unit. The IEEE 1588 core in the middle is in charge of treating the message and the synchronization between PHY hardware and the system time. IEEE 1588 protocol combines ARM and CPLD to deal with the hardware unit. ARM processor adopts AT91RM9200, primarily used to receive and send IEEE 1588 messages. CPLD primarily deals with the hardware time to guarantee the high precision of the system. See the hardware principle in Figure 3 . PHY chip adopts DP83640 which is a 100MB chip exclusive for PTP. It can stamp the timestamp of message at the bottom layer and make up the uncertainty of software with the real-time of hardware. DP83640 adopts easier RMII method to connect with ARM processor and reduces the complicated signal of MII and the interface difficulty.
Owing to the non-real-time character of Linux system, in order to realize a high precision system clock, the hardware clock of DP83640 PHY chip must be used. The adjusting method for PHY hardware is completed by ARM and CPLD together. PHY creates a hardware pulse per second. When the satellite pulse per second is also effective, CPLD will consistently compare the difference between PHY pulse per second and the satellite pulse per second, and the difference will be exported to the ARM processor through the counting circuit. ARM will consistently adjust the PHY hardware time and system time according to the difference of the counts. The counting circuit of the differential frequency is as Figure 4 shows. 
Design of System Software
The software uses embedded Linux system. Since Linux has a strong network processing function, convenient for treating IEEE 1588 protocol, the software system is divided into two modules--serial communication and PTP network data processing.
(1) Serial communication modules. The serial communication is primarily responsible for the data communication between GPS and Beidou, acquiring effective time and pulse per second. When the time information is effective, the precision of the master clock is consistently adjusted according to the clock difference uploaded by CPLD.
(2) PTP network data processing module. The functions of PTP network data processing module process the contents of PTP protocol, operate BMC best master clock algorithm and maintain the whole PTP network.
The most important task of serial communication is to adjust PHY time. In the Linux system program, the system needs to process the break generated by CPLD, takes the counting data and adjusts PHY time. The adjusting of PHY time is realized by single step time adjustment, constant rate adjustment and temporary rate adjustment.
(1) Within the first 15 times of the effective interruption, the pulse deviation meter value of the count is updated in real time without adjustment. PPSCount The main function is to stabilize the value of the chip and prevent excessive vibration of the PHY chip time caused by the instability of the initial value during the initial adjustment.
(2) At the 16th time, coarse adjustment is made for the time and fixed rate. The time of adjustment is calculated by the following formula (5), where RATEDIVAL is the effective fractional frequency value of the PHY output clock.
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The adjustment of the fixed rate is mainly calculated by the following formula (6), where
PrePPSCT is the count of the last pulse.
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(3) In the future adjustment, in order to reduce the vibration of the PHY hardware clock, each time when the pulse deviation value PPSCount comes, the extremum filtering is carried out to remove the excessive deviation value. After the filtering is completed, the single step time adjustment is carried out. The adjustment parameters of the fixed rate are calculated with formula 7.
PreRate is the adjustment value calculated last time. For the stability of the clock, the value of each adjustment is carried out step by step on the basis of the previous adjustment value. The average filtering algorithm is adopted and the adjustment is made every 10 times.
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Rate=PreRa  (7) PTP network data processing module primarily initializes each interface, including packet interfaces for sending and receiving data and various clock interfaces. After the initialization, the system will consistently process various PTP messages and examine whether the interface status is normal. The system will also keep operating the best master clock algorithm, updating the status of various interfaces and maintaining the stability of the whole PTP network. 
System Test
The system test consists of two parts--whether the system can operate PTP protocol normally and whether it operates the verification on the precision of master-slave timing. For the convenience of the test, the system design is placed inside a 19 inch standard case and submodules are interconnected through the main circuit. See the real system test in Figure 6 . Figure 6 . System test pictures. Figure 7 . Network packets.
The network data packages are consistently grabbed by inserting a switch between the master block and the slave block. In the network data package shown in Figure 7 , it can be clearly seen that the system can operate PTP protocol normally while P2P and E2E can be received and sent effectively. The master clock sends out Announce messages through the timer to maintain the whole PTP network and guarantee the effectiveness of PTP network.
The synchronization precision is realized by comparing the pulse per second. Compare the pulse per second generated by the master clock with that generated after the synchronization of the master clock. The plan is shown in Figure 8 . Restricted by the test conditions, only the E2E mode synchronization precision is tested. It is conducted under the LAN. The synchronization precision under 25℃ ,-5℃ and 45℃ is shown respectively in Figure 9 , Figure 10 and Figure 11 . Due to the TCXO, the system is affected by the temperature but the influence is little. The average master-slave clock timing accuracy of the system is approx. 200ns, reaching a submicrosecond level. It is can be seen from the figure that the synchronization precision tends to increase with the growing number of synchronization. Figure 11 . 45℃ Statistical chart of precision.
Summary
System can operate PTP protocol and the best master clock algorithm with high synchronization precision of the system and high precision of the masterclock timing. The test meets the requirements of the power system for IEEE1588 (PTP) clock.
